We report on recent advances in the field of integrated microwave photonics covering the different available technology platforms. From the functional point of view we consider both application-specific and universal-oriented programmable processor chips.
I. INTRODUCTION
Integrated microwave photonics (IMWP) deals with the application of integrated photonics technologies to microwave photonics (MWP) systems [1, 2] . During the last 5 years, IMWP has become probably the most active area of current research and development in the discipline of MWP [3] , capitalizing upon the outstanding progress of integrated photonics in various material platforms such as indium phosphide (InP), Silicon on Insulator (SOI) and silicon nitride (Si3N4). In this paper, we will introduce this topic with special emphasis on its relevance to the community and the recent advances reported throughout the last months. We will in addition show how it may potentially be applied to improve the performance and capabilities of microwave and millimeter-wave (mmWave) as well as radio-over-fiber systems. The paper will cover the topic from a multi-facet point of view. In first place, opportunities for IMWP in emerging future massive-scale application scenarios, such as 5G communications and the Internet of Things, will be discussed, providing a rationale for the intense research activity that is currently being developed by different research groups around the globe. In second place, we will briefly outline the salient characteristics of available material platforms that can be employed for the implementation of IMWP chips. We will compare the features of more mature material platforms such as InP [4] , SOI [5] and Si3N4 [6] and we will also review some novel alternatives including chalcogenide glasses [7] and graphene [8] .
The main part of the paper will be devoted to describe the two salient approaches that are available for the implementation of IMWP chips from a functional point of view. On one hand, we will review the recent progress in Application-Specific Photonic Integrated Circuits (ASPICs), where a particular circuit and chip configuration is designed to optimally perform a particular MWP functionality [2] . Examples on different functionalities recently reported will be presented, including tunable filtering, optoelectronic oscillation, instantaneous frequency measurement, frequency up and down conversion, etc. On another hand, recent progress will be reported on a radically different approach, the universal MWP signal processor architecture that can be integrated on a chip and is capable of performing all the main functionalities by suitable software programming of its control signals [9] [10] [11] . This last approach is inspired by the flexibility of digital signal processors, where a common hardware is shared by multiple functionalities through a software-defined approach (or programmability), leading to significant cost reduction in the hardware fabrication. Figure 1 shows a picture of such concept, where the central element is a reconfigurable optical core included after external modulation (represented as an E/O device) and prior to detection (represented as an O/E device). The role of the optical core is to provide the required routing/switching functionalities and also the implementation of reconfigurable processing elements such as FIR/IIR filtering, delay lines and phase shifting operations either in standalone or in cascade configuration. The flexible implementation of the optical core requires a design approach based on interconnected waveguide meshes. In particular, we shall address the two main alternatives that have been proposed very recently: the square [12] and the hexagonal [13] lattices. Figure 2 shows these two alternatives where each side of the square/hexagonal perimeter is formed by two waveguides connected by a tunable basic unit (TBU) compose of an access waveguide segment and a tunable 3-dB coupler that can be either operated as a switch (cross/bar state) or as power divider with variable division ratio. A performance comparison of both mesh lattice designs will be provided in the context of the MWP processor implementation. We will in addition discuss on the applicability of universal multiport interferometers [14] to the implementation of future MWP integrated processors.
The paper will conclude with directions for future research on both ASPIC and universal processor oriented paradigms, pointing out the main technical and systemic issues to be addressed in the following years. 
